

UT699E 32-bit Fault-Tolerant SPARC™ V8/LEON 3FT Processor

Released Datasheet

Cobham.com/HiRel

September 7, 2017

The most important thing we build is trust

FEATURES

- ❑ Backward compatible with the UT699
- ❑ Supports up to 100 MHz clock rate
- ❑ Separate instruction and data cache architecture
- ❑ High-performance fully pipelined IEEE-754 FPU
- ❑ Enhanced pipeline with 1.2 DMIPS / MHz performance
- ❑ Implemented on 130nm CMOS technology
- ❑ Internally configured clock network
- ❑ Power saving 1.2V core power supply
- ❑ 3.3V I/O compatibility
- ❑ On-board programmable timers and interrupt controllers
- ❑ SEU hardened-by-design flip-flops and memory cells
- ❑ 10/100 Base-T Ethernet port for VxWorks development
- ❑ Integrated PCI 2.2 compatible core
- ❑ Four integrated multi-protocol SpaceWire nodes that support the RMAP protocol
- ❑ Two CAN 2.0 compliant bus interfaces
- ❑ Multifunctional memory controller
- ❑ -55°C to +105°C temperature range
- ❑ Operational environment:
 - Intrinsic total-dose: 100 krad (Si)
 - SEL Immune $\leq 110 \text{ MeV}\cdot\text{cm}^2/\text{mg}$
- ❑ Packaging options:
 - 484-pin Ceramic Land Grid, Column Grid and Ball Grid Array packages
- ❑ Standard Microcircuit Drawing 5962-13237
 - QML Q, Q+, and V (Pending)
- ❑ Applications
 - Nuclear power plant controls
 - Critical transportation systems
 - High-altitude avionics
 - Medical electronics
 - X-Ray cargo scanning
 - Spaceborne computer
 - System controller boards
 - Avionics processing boards

INTRODUCTION

The UT699E is an enhanced version of the UT699 featuring a seven stage pipelined monolithic, high-performance, fault tolerant SPARC™ V8/LEON 3FT Processor. L1 cache has been increased to 16kB for both instruction and data caches. Performance is increased to 1.2 DMIPS/MHz. RMAP protocol is supported for all four SpaceWire ports. Other enhancements include cache snooping. The UT699E provides a 32-bit master/target PCI interface, including a 16 bit user I/O interface for off-chip peripherals. A compliant 2.0 AMBA bus interface integrates the on-chip LEON 3FT, SpaceWire, Ethernet, memory controller, cPCI, CAN bus, and programmable interrupt peripherals.

The UT699E is SPARC V8 compliant; therefore, developers may use industry standard compilers, kernels, and development tools. A full software development suite is available including a C/C++ cross-compiler system based on GCC and the Newlib embedded C-library. Software developed for the UT699 will be 100% compatible with the UT699E.

BCC includes a small run-time kernel with interrupt support and Pthreads library. For multi-threaded applications, a SPARC™ compliant port of the eCos real-time kernel, RTEMS 4.10, and VxWorks 6.x is supported.

1.0 INTRODUCTION

The UT699E LEON 3FT processor is based upon the industry-standard SPARC V8 architecture. The system-on-chip incorporates the SPARC V8 core and the peripheral blocks indicated below. The core and peripherals communicate internally via the AMBA (Advanced Microcontroller Bus Architecture) interconnect. This bus is comprised of the AHB (Advanced High-speed Bus) which is used for high-speed data transfer, and the APB (Advanced Peripheral Bus) which is used for low-speed data transfer.




Figure 1:1: UT699E Functional Block Diagram

The LEON 3FT architecture includes the following peripheral blocks:

- LEON3 SPARC V8 integer unit with 16kB instruction cache and 16kB of data cache
- IEEE-754 floating point unit
- Debug support unit
- UART, JTAG, SpaceWire, PCI, and Ethernet debug links
- 8/16/32-bit memory controller with BCH EDAC for external PROM and SRAM
- 32-bit SDRAM controller with Reed Solomon EDAC for external SDRAM
- Timer unit with three 32-bit timers and watchdog
- Interrupt controller for 15 interrupts in two priority levels
- 16-bit general purpose I/O port (GPIO) which can be used as external interrupt sources
- Up to four SpaceWire links with RMAP on all channels
- Up to two CAN controllers
- Ethernet with support for MII
- cPCI interface with 8-channel arbiter

2.0 PIN IDENTIFICATION AND DESCRIPTION

Table 2.1: Pin Type

ABBREVIATION	DESCRIPTION
I	CMOS input
IS	CMOS input Schmitt
O	CMOS output
I/O	CMOS bi-direct
OD	CMOS open drain
PCI-I	PCI input
PCI-O	PCI output
PCI-I/O	PCI bi-direct
PCI-3	PCI three-state

2.1 System Signals

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
Y20	SYSCLK	I	--	Main system clock
L19	$\overline{\text{RESET}}$	IS	--	System reset
K19	$\overline{\text{ERROR}}^1$	OD	--	Processor error mode indicator. This is an active low output.
J19	$\overline{\text{WDOG}}^1$	OD	--	Watchdog indicator. This is an active low output

Notes:

1. This pin is actively driven low and must be tied to V_{DD} through a pull-up resistor.

2.2 Address Bus

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
W5	ADDR[0]	O	low	Bit 0 of the address bus
Y5	ADDR[1]	O	low	Bit 1 of the address bus
W6	ADDR[2]	O	low	Bit 2 of the address bus
AA5	ADDR[3]	O	low	Bit 3 of the address bus
Y6	ADDR[4]	O	low	Bit 4 of the address bus
AB5	ADDR[5]	O	low	Bit 5 of the address bus
W7	ADDR[6]	O	low	Bit 6 of the address bus
AA6	ADDR[7]	O	low	Bit 7 of the address bus
Y7	ADDR[8]	O	low	Bit 8 of the address bus
AA7	ADDR[9]	O	low	Bit 9 of the address bus
AB6	ADDR[10]	O	low	Bit 10 of the address bus
W8	ADDR[11]	O	low	Bit 11 of the address bus
AB7	ADDR[12]	O	low	Bit 12 of the address bus
Y8	ADDR[13]	O	low	Bit 13 of the address bus
AA8	ADDR[14]	O	low	Bit 14 of the address bus

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
W9	ADDR[15]	0	low	Bit 15 of the address bus
AB8	ADDR[16]	0	low	Bit 16 of the address bus
Y9	ADDR[17]	0	low	Bit 17 of the address bus
W10	ADDR[18]	0	low	Bit 18 of the address bus
AB9	ADDR[19]	0	low	Bit 19 of the address bus
Y10	ADDR[20]	0	low	Bit 20 of the address bus
AA9	ADDR[21]	0	low	Bit 21 of the address bus
W11	ADDR[22]	0	low	Bit 22 of the address bus
AA10	ADDR[23]	0	low	Bit 23 of the address bus
Y11	ADDR[24]	0	low	Bit 24 of the address bus
AB10	ADDR[25]	0	low	Bit 25 of the address bus
AB11	ADDR[26]	0	low	Bit 26 of the address bus
AA11	ADDR[27]	0	low	Bit 27 of the address bus

2.3 Data Bus

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
W12	DATA[0]	I/O	high-z	Bit 0 of the data bus
W13	DATA[1]	I/O	high-z	Bit 1 of the data bus
Y12	DATA[2]	I/O	high-z	Bit 2 of the data bus
AA13	DATA[3]	I/O	high-z	Bit 3 of the data bus
AA12	DATA[4]	I/O	high-z	Bit 4 of the data bus
AB13	DATA[5]	I/O	high-z	Bit 5 of the data bus
W14	DATA[6]	I/O	high-z	Bit 6 of the data bus
AA14	DATA[7]	I/O	high-z	Bit 7 of the data bus
Y13	DATA[8]	I/O	high-z	Bit 8 of the data bus
W15	DATA[9]	I/O	high-z	Bit 9 of the data bus
AB15	DATA[10]	I/O	high-z	Bit 10 of the data bus
Y14	DATA[11]	I/O	high-z	Bit 11 of the data bus
AB14	DATA[12]	I/O	high-z	Bit 12 of the data bus
W16	DATA[13]	I/O	high-z	Bit 13 of the data bus
AA18	DATA[14]	I/O	high-z	Bit 14 of the data bus
Y15	DATA[15]	I/O	high-z	Bit 15 of the data bus
AB16	DATA[16]	I/O	high-z	Bit 16 of the data bus
AA15	DATA[17]	I/O	high-z	Bit 17 of the data bus
AB17	DATA[18]	I/O	high-z	Bit 18 of the data bus
AA16	DATA[19]	I/O	high-z	Bit 19 of the data bus
AA19	DATA[20]	I/O	high-z	Bit 20 of the data bus
W17	DATA[21]	I/O	high-z	Bit 21 of the data bus
AB18	DATA[22]	I/O	high-z	Bit 22 of the data bus
Y16	DATA[23]	I/O	high-z	Bit 23 of the data bus
Y17	DATA[24]	I/O	high-z	Bit 24 of the data bus
AA17	DATA[25]	I/O	high-z	Bit 25 of the data bus
W18	DATA[26]	I/O	high-z	Bit 26 of the data bus

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
AB19	DATA[27]	I/O	high-z	Bit 27 of the data bus
Y19	DATA[28]	I/O	high-z	Bit 28 of the data bus
AB20	DATA[29]	I/O	high-z	Bit 29 of the data bus
Y18	DATA[30]	I/O	high-z	Bit 30 of the data bus
AA20	DATA[31]	I/O	high-z	Bit 31 of the data bus

2.4 Check Bits

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
V19	CB[0]	I/O	high-z	Bit 0 of EDAC BCH/RS checkbits
AA21	CB[1]	I/O	high-z	Bit 1 of EDAC BCH/RS checkbits
Y21	CB[2]	I/O	high-z	Bit 2 of EDAC BCH/RS checkbits
W19	CB[3]	I/O	high-z	Bit 3 of EDAC BCH/RS checkbits
Y22	CB[4]	I/O	high-z	Bit 4 of EDAC BCH/RS checkbits
W20	CB[5]	I/O	high-z	Bit 5 of EDAC BCH/RS checkbits
W22	CB[6]	I/O	high-z	Bit 6 of EDAC BCH/RS checkbits
W21	CB[7]	I/O	high-z	Bit 7 of EDAC BCH/RS checkbits

2.5 Memory Control Signals

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
V21	$\overline{\text{WRITE}}$	0	high	PROM and I/O write enable strobe
U19	$\overline{\text{OE}}$	0	high	PROM and I/O output enable
T20	$\overline{\text{IOS}}$	0	high	I/O area chip select
V22	$\overline{\text{ROM}}[0]$	0	high	PROM chip select
U20	$\overline{\text{ROM}}[1]$	0	high	PROM chip select
U22	$\overline{\text{RWE}}[0]$	0	high	SRAM write enable strobe
T19	$\overline{\text{RWE}}[1]$	0	high	SRAM write enable strobe
T22	$\overline{\text{RWE}}[2]$	0	high	SRAM write enable strobe
T21	$\overline{\text{RWE}}[3]$	0	high	SRAM write enable strobe
V20	$\overline{\text{RAMOE}}[0]$	0	high	SRAM output enable
R21	$\overline{\text{RAMOE}}[1]$	0	high	SRAM output enable
R20	$\overline{\text{RAMOE}}[2]$	0	high	SRAM output enable
R22	$\overline{\text{RAMOE}}[3]$	0	high	SRAM output enable
R19	$\overline{\text{RAMOE}}[4]$	0	high	SRAM output enable
P22	$\overline{\text{RAMS}}[0]$	0	high	SRAM chip select
P20	$\overline{\text{RAMS}}[1]$	0	high	SRAM chip select
P21	$\overline{\text{RAMS}}[2]$	0	high	SRAM chip select
P19	$\overline{\text{RAMS}}[3]$	0	high	SRAM chip select
N19	$\overline{\text{RAMS}}[4]$	0	high	SRAM chip select
K20	READ	0	high	SRAM, PROM, and I/O read indicator
K22	$\overline{\text{BEXC}}$	I	--	Bus exception

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
K21	$\overline{\text{BRDY}}$	I	--	Bus ready

2.6 SDRAM

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
AB12	SDCLK	0	high	SDRAM clock
N22	$\overline{\text{SDRAS}}$	0	high	SDRAM row address strobe
N20	$\overline{\text{SDCAS}}$	0	high	SDRAM column address strobe
N21	$\overline{\text{SDWE}}$	0	high	SDRAM write enable
M21	$\overline{\text{SDCS}[0]}$	0	high	SDRAM chip select
M22	$\overline{\text{SDCS}[1]}$	0	high	SDRAM chip select
L21	SDDQM[0]	0	high	SDRAM data mask
M20	SDDQM[1]	0	high	SDRAM data mask
L20	SDDQM[2]	0	high	SDRAM data mask
L22	SDDQM[3]	0	high	SDRAM data mask

2.7 CAN 2.0 Interface

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
J20	CAN_RXD[0]	I	--	CAN receive data
J22	CAN_TXD[0]	0	high	CAN transmit data
J21	CAN_RXD[1]	I	--	CAN receive data
H22	CAN_TXD[1]	0	high	CAN transmit data

2.8 Debug Support Unit (DSU)

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
H19	DSUACT	0	low	DSU mode indicator
H20	DSUBRE	I	--	DSU break
G19	DSUEN	I	--	DSU enable
G20	DSURX	I	--	DSU UART receive data
G21	DSUTX	0	high	DSU UART transmit data

2.9 JTAG Interface

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
F20	$\overline{\text{TRST}}$	I	--	JTAG reset
F21	$\overline{\text{TMS}}$	I	--	JTAG test mode select
G22	TCK	I	--	JTAG clock

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
F22	TDI	I	--	JTAG test data input
F19	TDO	O	--	JTAG test data output

2.10 Ethernet Interface

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
E22	EMDC	O	low	Ethernet media interface clock
D22	ERX_CLK	I	--	Ethernet RX clock
D20	EMDIO	I/O	high-z	Ethernet media interface data
E21	ERX_COL	I	--	Ethernet collision error
E20	ERX_CRS	I	--	Ethernet carrier sense detect
D21	ERX_DV	I	--	Ethernet receiver data valid
C21	ERX_ER	I	--	Ethernet reception error
C22	ERXD[0]	I	--	Ethernet receive data
B21	ERXD[1]	I	--	Ethernet receive data
C20	ERXD[2]	I	--	Ethernet receive data
B20	ERXD[3]	I	--	Ethernet receive data
C19	ETXD[0]	O	low	Ethernet transmit data
C18	ETXD[1]	O	high	Ethernet transmit data
B18	ETXD[2]	O	low	Ethernet transmit data
B19	ETXD[3]	O	high	Ethernet transmit data
A19	ETX_CLK	I	--	Ethernet TX clock
A18	ETX_EN	O	low	Ethernet transmit enable
A20	ETX_ER	O	low	Ethernet transmit error. Always driven low

Notes:

1. Ethernet interface operation is intended for terrestrial use only, not guaranteed in radiation environments.

2.11 General Purpose I/O

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
B17	GPIO[0]	I/O	high-z	Bit 0 of general purpose I/O
C17	GPIO[1]	I/O	high-z	Bit 1 of general purpose I/O
A17	GPIO[2]	I/O	high-z	Bit 2 of general purpose I/O
D17	GPIO[3]	I/O	high-z	Bit 3 of general purpose I/O
C16	GPIO[4]	I/O	high-z	Bit 4 of general purpose I/O
D16	GPIO[5]	I/O	high-z	Bit 5 of general purpose I/O
C15	GPIO[6]	I/O	high-z	Bit 6 of general purpose I/O
D15	GPIO[7]	I/O	high-z	Bit 7 of general purpose I/O
C7	GPIO[8]	I/O	high-z	Bit 8 of general purpose I/O
B5	GPIO[9]	I/O	high-z	Bit 9 of general purpose I/O
D7	GPIO[10]	I/O	high-z	Bit 10 of general purpose I/O
A5	GPIO[11]	I/O	high-z	Bit 11 of general purpose I/O

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
D6	GPIO[12]	I/O	high-z	Bit 12 of general purpose I/O
C5	GPIO[13]	I/O	high-z	Bit 13 of general purpose I/O
C6	GPIO[14]	I/O	high-z	Bit 14 of general purpose I/O
D5	GPIO[15]	I/O	high-z	Bit 15 of general purpose I/O

2.12 SpaceWire Interface

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
A11	SPW_CLK	I	--	SpaceWire clock
A16	SPW_RXS[0]	I	--	SpaceWire receive strobe
A15	SPW_RXD[0]	I	--	SpaceWire receive data
B16	SPW_TXS[0]	O	low	SpaceWire transmit strobe
B15	SPW_TXD[0]	O	low	SpaceWire transmit data
A14	SPW_RXS[1]	I	--	SpaceWire receive strobe
A13	SPW_RXD[1]	I	--	SpaceWire receive data
B14	SPW_TXS[1]	O	low	SpaceWire transmit strobe
B13	SPW_TXD[1]	O	low	SpaceWire transmit data
A9	SPW_RXS[2]	I	--	SpaceWire receive strobe
A8	SPW_RXD[2]	I	--	SpaceWire receive data
B9	SPW_TXS[2]	O	low	SpaceWire transmit strobe
B8	SPW_TXD[2]	O	low	SpaceWire transmit data
A7	SPW_RXS[3]	I	--	SpaceWire receive strobe
A6	SPW_RXD[3]	I	--	SpaceWire receive data
B7	SPW_TXS[3]	O	low	SpaceWire transmit strobe
B6	SPW_TXD[3]	O	low	SpaceWire transmit data

2.13 UART Interface

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
C12	RXD	I	--	UART receive data
C11	TXD	O	high	UART transmit data

2.14 PCI Address Data Bus

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
AA2	PCI_AD[0]	PCI-I/O	high-z	Bit 0 of PCI address and data bus
AA3	PCI_AD[1]	PCI-I/O	high-z	Bit 1 of PCI address and data bus
Y1	PCI_AD[2]	PCI-I/O	high-z	Bit 2 of PCI address and data bus
Y2	PCI_AD[3]	PCI-I/O	high-z	Bit 3 of PCI address and data bus
Y3	PCI_AD[4]	PCI-I/O	high-z	Bit 4 of PCI address and data bus

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
W1	PCI_AD[5]	PCI-I/O	high-z	Bit 5 of PCI address and data bus
W2	PCI_AD[6]	PCI-I/O	high-z	Bit 6 of PCI address and data bus
W3	PCI_AD[7]	PCI-I/O	high-z	Bit 7 of PCI address and data bus
V2	PCI_AD[8]	PCI-I/O	high-z	Bit 8 of PCI address and data bus
V3	PCI_AD[9]	PCI-I/O	high-z	Bit 9 of PCI address and data bus
U1	PCI_AD[10]	PCI-I/O	high-z	Bit 10 of PCI address and data bus
U2	PCI_AD[11]	PCI-I/O	high-z	Bit 11 of PCI address and data bus
U3	PCI_AD[12]	PCI-I/O	high-z	Bit 12 of PCI address and data bus
T1	PCI_AD[13]	PCI-I/O	high-z	Bit 13 of PCI address and data bus
R2	PCI_AD[14]	PCI-I/O	high-z	Bit 14 of PCI address and data bus
R1	PCI_AD[15]	PCI-I/O	high-z	Bit 15 of PCI address and data bus
J1	PCI_AD[16]	PCI-I/O	high-z	Bit 16 of PCI address and data bus
K2	PCI_AD[17]	PCI-I/O	high-z	Bit 17 of PCI address and data bus
K1	PCI_AD[18]	PCI-I/O	high-z	Bit 18 of PCI address and data bus
G1	PCI_AD[19]	PCI-I/O	high-z	Bit 19 of PCI address and data bus
H3	PCI_AD[20]	PCI-I/O	high-z	Bit 20 of PCI address and data bus
H2	PCI_AD[21]	PCI-I/O	high-z	Bit 21 of PCI address and data bus
F1	PCI_AD[22]	PCI-I/O	high-z	Bit 22 of PCI address and data bus
F2	PCI_AD[23]	PCI-I/O	high-z	Bit 23 of PCI address and data bus
E1	PCI_AD[24]	PCI-I/O	high-z	Bit 24 of PCI address and data bus
E2	PCI_AD[25]	PCI-I/O	high-z	Bit 25 of PCI address and data bus
F3	PCI_AD[26]	PCI-I/O	high-z	Bit 26 of PCI address and data bus
D1	PCI_AD[27]	PCI-I/O	high-z	Bit 27 of PCI address and data bus
D2	PCI_AD[28]	PCI-I/O	high-z	Bit 28 of PCI address and data bus
E3	PCI_AD[29]	PCI-I/O	high-z	Bit 29 of PCI address and data bus
D3	PCI_AD[30]	PCI-I/O	high-z	Bit 30 of PCI address and data bus
C1	PCI_AD[31]	PCI-I/O	high-z	Bit 31 of PCI address and data bus

2.15 PCI Control Signals

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
C3	$\overline{\text{PCI_RST}}$	PCI-I	--	PCI reset input
C2	PCI_CLK	PCI-I	--	PCI clock input
V1	PCI_C/ $\overline{\text{BE}}$ [0]	PCI-I/O	high-z	PCI bus command and byte enable
P2	PCI_C/ $\overline{\text{BE}}$ [1]	PCI-I/O	high-z	PCI bus command and byte enable
H1	PCI_C/ $\overline{\text{BE}}$ [2]	PCI-I/O	high-z	PCI bus command and byte enable
G2	PCI_C/ $\overline{\text{BE}}$ [3]	PCI-I/O	high-z	PCI bus command and byte enable
P1	PCI_PAR	PCI-I/O	high-z	PCI parity checkbit
L1	$\overline{\text{PCI_FRAME}}$ ¹	PCI-3	high-z	PCI cycle frame indicator
L2	$\overline{\text{PCI_IRDY}}$ ¹	PCI-3	high-z	PCI initiator ready indicator
M1	$\overline{\text{PCI_TRDY}}$ ¹	PCI-3	high-z	PCI target ready indicator
N1	$\overline{\text{PCI_STOP}}$ ¹	PCI-3	high-z	PCI target stop request
M2	$\overline{\text{PCI_DEVSEL}}$ ¹	PCI-3	high-z	PCI device select

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
N2	$\overline{\text{PCI_PERR}}^1$	PCI-3	high-z	PCI parity error indicator
G3	PCI_IDSEL	PCI-3	high-z	PCI initialization device select
A4	$\overline{\text{PCI_REQ}}$	PCI-3	high-z	PCI request to arbiter in point to point configuration
B2	$\overline{\text{PCI_GNT}}$	PCI-I	--	PCI bus access indicator in point to point configuration
AB3	$\overline{\text{PCI_HOST}}$	PCI-I	--	PCI host enable input (Connect to SYSEN PCI bus)

Notes:

1. This pin must be tied to V_{DD} through a pull-up resistor as specified in the PCI Local Bus Specification Revision 2.1 Section 4.3.3.

2.16 PCI Arbiter

NUMBER	NAME	TYPE	RESET VALUE	DESCRIPTION
B4	$\overline{\text{PCI_ARB_REQ}}[0]$	PCI-I	--	PCI arbiter bus request
AB4	$\overline{\text{PCI_ARB_REQ}}[1]$	PCI-I	--	PCI arbiter bus request
Y4	$\overline{\text{PCI_ARB_REQ}}[2]$	PCI-I	--	PCI arbiter bus request
T3	$\overline{\text{PCI_ARB_REQ}}[3]$	PCI-I	--	PCI arbiter bus request
P3	$\overline{\text{PCI_ARB_REQ}}[4]$	PCI-I	--	PCI arbiter bus request
M3	$\overline{\text{PCI_ARB_REQ}}[5]$	PCI-I	--	PCI arbiter bus request
K3	$\overline{\text{PCI_ARB_REQ}}[6]$	PCI-I	--	PCI arbiter bus request
C4	$\overline{\text{PCI_ARB_REQ}}[7]$	PCI-I	--	PCI arbiter bus request
B3	$\overline{\text{PCI_ARB_GNT}}[0]$	PCI-O	high-z	PCI arbiter bus grant
AA4	$\overline{\text{PCI_ARB_GNT}}[1]$	PCI-O	high-z	PCI arbiter bus grant
W4	$\overline{\text{PCI_ARB_GNT}}[2]$	PCI-O	high-z	PCI arbiter bus grant
R3	$\overline{\text{PCI_ARB_GNT}}[3]$	PCI-O	high-z	PCI arbiter bus grant
N3	$\overline{\text{PCI_ARB_GNT}}[4]$	PCI-O	high-z	PCI arbiter bus grant
L3	$\overline{\text{PCI_ARB_GNT}}[5]$	PCI-O	high-z	PCI arbiter bus grant
J3	$\overline{\text{PCI_ARB_GNT}}[6]$	PCI-O	high-z	PCI arbiter bus grant
A3	$\overline{\text{PCI_ARB_GNT}}[7]$	PCI-O	high-z	PCI arbiter bus grant

2.17 Power and Ground Pins

NUMBER	NAME	DESCRIPTION
B1, B10, B12, B22, E7, E9, E14, E16, F6, F10, F13, F17, G5, G9, G14, H6, H8, H10, H13, H15, J7, J16, J18, K5, K8, K15, K17, L6, M6, N5, N8, N15, N17, P7, P16, P18, R6, R8, R10, R13, R15, T5, T9, T14, U6, U9, U11, U12, U14, U17, V10, V13, AA1, AA22	V _{DD}	I/O supply voltage
A1, A12, A22, B11, C8, C10, C13, D4, D9, D14, D18, E4, E6, E10, E13, E17, E19, F4, G4, G8, G11, G12, G15, G17, H4, H7, H16, H18, J2, J4, J9, J14, K4, K10, K13, L7, L11, L12, L17, M7, M11, M12, M17, N4, N10, N13, P4, P9, P14, R4, R7, R16, R18, T2, T4, T8, T15, T17, U4, U10, U13, V4, V5, V8, V11, V12, V15, V18, AB1, AB22	V _{SS}	I/O supply ground

NUMBER	NAME	DESCRIPTION
A2, A21, D10, D13, E5, E11, E12, E18, F8, F15, G7, G10, G13, G16, G18, H5, H9, H11, H12, H14, H17, J6, J8, J15, K7, K16, L4, L8, L15, L18, M4, M8, M15, M18, N7, N16, P6, P8, P15, R5, R9, R11, R12, R14, R17, T7, T10, T13, T16, T18, U8, U15, V6, V17, AB2, AB21	V _{DDC}	Core supply voltage
A10, C9, C14, D11, D12, E8, E15, F5, F7, F9, F11, F12, F14, F16, F18, G6, H21, J5, J10, J11, J12, J13, J17, K6, K9, K11, K12, K14, K18, L5, L9, L10, L13, L14, L16, M5, M9, M10, M13, M14, M16, M19, N6, N9, N11, N12, N14, N18, P5, P10, P11, P12, P13, P17, T6, T11, T12, U5, U7, U16, U18, U21, V7, V9, V14, V16	V _{SSC}	Core supply ground
D8	Unused	This pin may be left floating or tied to V _{SS}
D19	Unused	This pin must be tied to V _{SS}

2.18 Bootstrap Signals

The states of the following signals are latched in upon the rising edge of reset in order to configure the UT699E for the indicated operation

NAME	FUNCTION
GPIO[1:0]	Sets the data width of the PROM area 00: 8 bits 01: 16 bits 10: 32 bits 11: Not used
GPIO[2]	Enable EDAC checking of the PROM area 0: EDAC disabled 1: EDAC enabled
GPIO[7:4]	Set the SpW clock divisor link bits in the SpW Clock Divisor Register
GPIO[15:12]	Sets the least significant address nibble of the IP and MAC address for the Ethernet Debug Communication Link (EDCL)

3.0 AC AND DC ELECTRICAL SPECIFICATIONS

3.1 Absolute Maximum Ratings¹

SYMBOL	DESCRIPTION	PACKAGE	MIN	MAX	UNITS
V _{DDC}	Core supply voltage		-0.3	1.85	V
V _{DD}	I/O supply voltage		-0.3	5.2	V
V _{IN}	Input voltage any pin		V _{SS} - 0.3	V _{DD} + 0.3	V
P _D ²	Maximum power dissipation permitted @ TC = 105°C		--	4	W
T _J	Junction temperature		--	150	°C
θ _{JC}	Thermal resistance, junction to case	484 CLGA/CCGA/CBGA	--	5	°C/W
T _{STG}	Storage temperature		-65	150	°C
ESD _{HBM}	ESD protection (human body model) Class 2		2000	--	V

Notes:

- Stresses greater than those listed in the following table can result in permanent damage to the device. These parameters cannot be violated.
- Per MIL-STD-883, Method 1012, Section 3.4.1, PD = (T_J (max) - T_C (max)) / θ_{JC}

3.2 Recommended Operating Conditions

(V_{DD} = 3.3V ± 0.3V; V_{DDC} = 1.2V ± 0.1V; T_C = -55°C to 105°C)

SYMBOL	DESCRIPTION	MIN	MAX	UNITS
V _{DDC}	Core supply voltage	1.1	1.3	V
V _{DD}	I/O supply voltage	3.0	3.6	V
V _{IN}	Input voltage any pin	0	V _{DD}	V
T _C	Case operating temperature	-55	105	°C
t _R	Rise time, all CMOS and PCI inputs (0.1 V _{DD} to 0.9 V _{DD})	--	20	ns
t _F	Fall time, all CMOS and PCI inputs (0.9 V _{DD} to 0.1 V _{DD})	--	20	ns

3.3 Operating Environment

The UT699E processor includes the following SEU mitigation features:

- Cache memory error-detecting of up to 4 errors per tag or 32-bit word
- Autonomous and software transparent error handling
- No timing impact due to error detection or correction

PARAMETER	LIMIT	UNITS
Total Ionizing Dose (TID) ¹	1E5	rad (Si)
Single Event Latchup Immune (SEL) ²	110	MeV-cm ² /mg
Single Event Upset (SEU) ^{3,4}	5.2E-7	errors/device-day
Single Event Upset (SEU) ^{3,4} Multiple-bit error (MBE) rate which overcomes internal error detection & correction architecture	2.8E-11	MBE/device-day

Notes:

- TID irradiation per MIL-STD-883, Test Method 1019, condition A. Post irradiation electrical testing performed at room temperature.
- Worst case temperature of TC = +105°C, VDD = 3.6V, VDDC = 1.3V
- Contact factory for additional information regarding the determination of the inherent and multiple-bit upset rates.
- The error rate calculation was performed using SpaceRad 6.0 for a Geosynchronous orbit in the Adams 90% worst-case environment with 100mil Al shielding.

3.4 Power Supply Operating Characteristics (pre- and post-radiation)

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UINTS	
I_{DDCS}	Standby core power supply quiescent current	$V_{DDC} = 1.3V, V_{DD} = 3.6V$ All clock inputs at 0MHz	$T_C = -55^{\circ}C$ and $25^{\circ}C$	--	8	mA
			$T_C = 105^{\circ}C$	--	100	
		Post Irradiation (R)	$T_C = 25^{\circ}C$	--	50	
I_{DDS}	Standby I/O power supply quiescent current	$V_{DDC} = 1.3V, V_{DD} = 3.6V$ All clock inputs at 0MHz	$T_C = -55^{\circ}C$ and $25^{\circ}C$	--	0.7	mA
			$T_C = 105^{\circ}C$	--	2	

3.5 DC Characteristics for LVC MOS3 Inputs (pre- and post-radiation)

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UINTS
V_{IH}^1	High-level input voltage		$0.7V_{DD}$	--	V
V_{IL}^1	Low-level input voltage		--	$0.3V_{DD}$	V
V_{T+}	Positive going threshold voltage for Schmitt inputs		--	$0.7V_{DD}$	V
V_{T-}	Negative going threshold voltage for Schmitt inputs		$0.3V_{DD}$	--	V
V_H	Hysteresis voltage for Schmitt inputs		0.4	--	V
I_{IN}	Input leakage current	$V_{IN} = V_{DD}$	--	1	μA
		$V_{IN} = V_{SS}$	-1	--	
C_{IN}^2	Input pin capacitance	$f = 1MHz; V_{DD} = 0V,$ $V_{DDC} = 0V$	--	16	pF

Notes:

1. JTAG inputs are not tested.
2. Capacitance is measured for initial qualification and when design changes might affect the input/output capacitance.

3.6 DC Characteristics for LVC MOS3 Outputs (pre- and post-radiation)

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UNITS
V_{OL1}^1	Low-level output voltage (All outputs except those listed below and in Section 3.8)	$I_{OL} = 100 \mu A$	--	0.25	V
		$I_{OL} = 4mA$	--	0.4	
$V_{OH1}^{1,2}$	High-level output voltage (All outputs except those listed below and in Section 3.8)	$I_{OH} = -100 \mu A$	$V_{DD}-0.25$	--	V
		$I_{OH} = -4mA$	2.4	--	
V_{OL2}	Low-level output voltage (GPIO[15:0], SPW_TXD[3:0], SPW_TXS[3:0], TXD)	$I_{OL} = 100 \mu A$	--	2.5	V
		$I_{OL} = 12mA$	--	0.4	
V_{OH2}	High-level output voltage (GPIO[15:0], SPW_TXD[3:0], SPW_TXS[3:0], TXD)	$I_{OH} = -100 \mu A$	$V_{DD}-0.25$	--	V
		$I_{OH} = -12mA$	2.4	--	
V_{OL3}	Low-level output voltage (\overline{WRITE} , \overline{OE} , \overline{IOS} , ROM[1:0], RAMOE[4:0], RAMS[4:0], SDCS[1:0], SDRAS, SDCAS, \overline{SDWE} , SDCLK, READ, SDDQM[3:0], ADDR[27:0], DATA[31:0], and CB[7:0])	$I_{OL} = 100 \mu A$	--	0.25	V
		$I_{OL} = 24mA$	--	0.4	
V_{OH3}	High-level output voltage (\overline{WRITE} , \overline{OE} , \overline{IOS} , ROM[1:0], RAMOE[4:0], RAMS[4:0], SDCS[1:0], SDRAS, SDCAS, \overline{SDWE} , SDCLK, READ, SDDQM[3:0], ADDR[27:0], DATA[31:0], and CB[7:0])	$I_{OH} = -100 \mu A$	$V_{DD}-0.25$	--	V
		$I_{OH} = -24mA$	2.4	--	
I_{OZ}	Three-state output current	$V_O = V_{DD}$	-10	10	μA
		$V_O = V_{SS}$	-10	10	
I_{OS}^3	Short-circuit output current (All outputs except PCI outputs)	$V_O = V_{DD}$; $V_{DD} = 3.6V$	--	130	mA
		$V_O = V_{SS}$; $V_{DD} = 3.6V$	-65	--	
C_{OUT}^4	Output pin capacitance	$f = 1MHz$; $V_{DD} = 0V$ $V_{DDC} = 0V$	--	16	pF

Notes:

1. JTAG outputs are not tested
2. Except open-drain output
3. Guaranteed by design
4. Capacitance is measured for initial qualification and when design changes might affect the input/output capacitance

3.7 AC Characteristics for LVCMOS3 Inputs and Outputs (pre- and post-radiation)

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UNITS
f_{CLK}	System clock frequency		--	100	MHz
t_{HIGH}	System clock high time		4	--	ns
t_{LOW}	System clock low time		4	--	ns
t_{DSD}^1	System clock to SDRAM clock propagation delay		2.0	6.0	ns

Notes:

- Reference [Figure 4:12](#) for test load




Figure 3:1: System Clock and SDCLK Timing Diagram

3.8 DC Electrical Characteristics for PCI Inputs (pre- and post-radiation)

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UINTS
V_{IH}	High-level input voltage		$0.5V_{DD}$	--	V
V_{IL}	Low-level input voltage		--	$0.3V_{DD}$	V
I_{IN}	Input leakage current	$V_{IN} = V_{DD}$	--	+10	μA
		$V_{IN} = V_{SS}$	-10	--	
C_{IN}^1	Input pin capacitance	$f = 1MHz$; $V_{DD} = 0V$, $V_{DDC} = 0V$	--	22	pF

Notes:

1. Capacitance is measured for initial qualification and when design changes might affect the input/output capacitance.

3.9 DC Electrical Characteristics for PCI Outputs (pre- and post-radiation)

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UINTS
V_{OH}	High-level output voltage (PCI_AD[31:0], PCI_C/ \overline{BE} [3:0], $\overline{PCI_RST}$, PCI_IDSEL, $\overline{PCI_FRAME}$, $\overline{PCI_IRDY}$, $\overline{PCI_TRDY}$, $\overline{PCI_DEVSEL}$, $\overline{PCI_STOP}$, $\overline{PCI_PERR}$, PCI_PAR)	$I_{OH} = -500 \mu A$	$0.9V_{DD}$	--	V
V_{OL}	Low-level output voltage (PCI_AD[31:0], PCI_C/ \overline{BE} [3:0], $\overline{PCI_RST}$, PCI_IDSEL, $\overline{PCI_FRAME}$, $\overline{PCI_IRDY}$, $\overline{PCI_TRDY}$, $\overline{PCI_DEVSEL}$, $\overline{PCI_STOP}$, $\overline{PCI_PERR}$, PCI_PAR)	$I_{OL} = 1500 \mu A$	--	$0.1V_{DD}$	V
I_{OZ}	Three-state output current	$V_O = V_{DD}$	--	+10	μA
		$V_O = V_{SS}$	-10	+10	
I_{OS}^1	Short-circuit output current	$V_O = V_{DD}$; $V_{DD} = 3.6V$	--	270	pF
		$V_O = V_{SS}$; $V_{DD} = 3.6V$	-130	--	
C_{OUT}^2	Output pin capacitance	$f = 1MHz$; $V_{DD} = 0V$, $V_{DDC} = 0V$	--	22	

Notes:

1. Guaranteed by design
2. Capacitance is measured for initial qualification and when design changes might affect the input/output capacitance

3.10 AC Electrical Characteristics for PCI Inputs (pre- and post-radiation)

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UINTS
f_{PCI_CLK}	PCI clock frequency		--	33	MHz
t_{HIGH}	PCI clock high time		11	--	ns
t_{LOW}	PCI clock low time		11	--	ns




Figure 3:2: PCI Clock Timing Diagram

4.0 TIMING SPECIFICATIONS

4.1 Power Sequencing and Reset

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UNITS
t_{VCD}^1	VDD valid to VDDC delay	$V_{DD} \geq 3.0V$; $V_{DDC} \geq 1.1V$	0	--	ns
t_{VHBZ}^1	VDD valid to control signals high-z (\overline{WRITE} , \overline{OE} , \overline{IOS} , $\overline{ROMS}[1:0]$, $\overline{RWE}[3:0]$, $\overline{RAMOE}[4:0]$, \overline{READ} , \overline{SDWE} , and $\overline{SDCS}[1:0]$) VDD valid to outputs high-z ($\overline{DATA}[31:0]$, $\overline{CB}[7:0]$, and $\overline{GPIO}[15:0]$)	$V_{DD} \geq 1.5V$; $V_{DDC} = 0V$	--	4	t_{CLK}
t_{CHBV}^1	VDDC valid to control signals valid-inactive (\overline{WRITE} , \overline{OE} , \overline{IOS} , $\overline{ROMS}[1:0]$, $\overline{RWE}[3:0]$, $\overline{RAMOE}[4:0]$, \overline{READ} , \overline{SDWE} , and $\overline{SDCS}[1:0]$)	$V_{DD} \geq 3.0V$; $V_{DDC} \geq 1.1V$	--	4	t_{CLK}
t_{RESET1}^1	VDDC valid to RESET deassert	$V_{DDC} \geq 1.1V$	4	--	t_{CLK}
t_{RESET2}^1	\overline{RESET} deasserted to outputs valid-active ($\overline{ROMS}[0]$ and \overline{OE})		--	12	t_{CLK}
t_{RESET3}^1	\overline{RESET} asserted to control signals valid inactive (\overline{WRITE} , \overline{OE} , \overline{IOS} , $\overline{ROMS}[1:0]$, $\overline{RWE}[3:0]$, $\overline{RAMOE}[4:0]$, \overline{READ} , \overline{SDWE} , and $\overline{SDCS}[1:0]$) \overline{RESET} asserted to outputs high-z ($\overline{DATA}[31:0]$, $\overline{CB}[15:0]$, and $\overline{GPIO}[15:0]$)		--	4	t_{CLK}

Notes:

1. Guaranteed by design.




Figure 4:1: Power Sequencing and Reset Timing Diagram

4.1.1 Power Sequencing

For optimal power sequencing, both power-up and power-down, ramp both V_{DD} and V_{DDC} together. During power-up, if $V_{DDC} > V_{DD} + 0.3V$, excessive current or damage may occur to the device. During power down, it is acceptable for V_{DD} to be less than V_{DDC} by more than 0.3V as long as V_{DDC} is not actively driven.

4.1.2 Bus Control and Bi-Direct Fail-Safe Circuitry

In order to prevent bus contention on the external memory interface while V_{DDC} is ramping up, the UT699E has functionality to ensure that the bi-direct and memory bus control signals described in Section 4.1 will be in a high-z state t_{VHBZ} delay after V_{DD} reaches 1.5V. The core logic will put these signals into their valid-inactive states t_{CHBV} clock cycles after V_{DDC} reaches 1.1V.

Aeroflex recommends that users place pull-up resistors on the indicated output enable, write enable, and chip select pins, and a pulldown resistor on the READ pin, if t_{VCD} is greater than 100ns. This will prevent bus capacitance or transients from inadvertently placing these pins in an active state, which could result in external memory devices driving the address and data buses.

4.1.3 Reset Circuitry

The reset circuitry is controlled by the core logic; therefore, the circuitry is functional only after V_{DDC} reaches its minimum operating voltage of 1.1V. After V_{DDC} is stable, the system must continue to assert \overline{RESET} for a minimum of t_{RESET1} clock cycles before it can be de-asserted. Asserting \overline{RESET} for less time could result in the \overline{RESET} signal not being recognized.

The UT699E will begin fetching code from external memory no more than t_{RESET2} clock cycles after \overline{RESET} is de-asserted. Control signals $\overline{ROMS}[0]$ and \overline{OE} will be driven to their valid-active states in order for the UT699E to begin fetching code from PROM. During normal operation, the indicated bus control signals will go to a valid-inactive state, and the bi-directs will go to a high-z state, within t_{RESET3} clock cycles after the assertion of \overline{RESET} .

4.1.4 Boot Strap Programming on GPIO

Data on pins GPIO[2:0], GPIO[7:4] and GPIO[15:12] are latched on the rising edge of reset. The states of GPIO[2:0] determine the data width of the PROM area, and enable EDAC for the PROM area. Chapter 3 of the User's Manual describes the value of these inputs to achieve the required operation. The states of GPIO[7:4] provide a means to configure the SpaceWire clock divisor link bits in the Clock Divisor Register. The states of GPIO[15:12] set the least significant address nibble of the IP and MAC address for the Ethernet Debug Communication Link (EDCL).

In order for the state of GPIO pins to be properly latched, Aeroflex recommends placing pull-up or pull-down resistors on these pins to ensure that the setup and hold timing is met. The states of these pins should be statically set prior to the rising edge of $\overline{\text{RESET}}$.

4.2 Output Timing Characteristics for Memory Interface, $\overline{\text{ERROR}}$, and $\overline{\text{WDOG}}$

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}\text{C}$ to 105°C)

SYMBOL	DESCRIPTION	MIN	MAX	UINTS
t_{1a}^1	SDCLK \uparrow to ADDR[27:0] valid	1.5	8.5	ns
t_{1b}^1	SDCLK \uparrow to $\overline{\text{SDCS}}[1:0]$ valid	2	7.5	ns
t_{1c}^1	SDCLK \uparrow to output valid $\overline{\text{SDRAS}}$, $\overline{\text{SDCAS}}$, and $\overline{\text{SDWE}}$	1.5	8.5	ns
t_{1d}^1	SDCLK \uparrow to SDDQM[3:0] valid	2.5	8.5	ns
t_{1e}^1	SDCLK \uparrow to output valid ($\overline{\text{WRITE}}$, $\overline{\text{OE}}$, $\overline{\text{IOS}}$, $\overline{\text{ROMS}}[1:0]$, $\overline{\text{RWE}}[3:0]$, $\overline{\text{RAMOE}}[4:0]$, and READ)	1	8	ns
$t_{2}^{1,2}$	SDCLK \uparrow to output valid (DATA[31:0] and CB[15:0])	2.5	8.5	ns
$t_{3}^{1,2,3}$	SDCLK \uparrow to output high-Z (DATA[31:0] and CB[15:0])	2.5	8.5	ns
$t_{4}^{1,4}$	SDCLK \uparrow to signal low ($\overline{\text{ERROR}}$ and $\overline{\text{WDOG}}^4$)	--	10	ns
$t_{8}^{1,2,3}$	$\overline{\text{WRITE}}\uparrow$ or $\overline{\text{RWE}}[3:0]\uparrow$ to output high-z (DATA [31:0] and CB[15:0])	0.5	--	ns
t_{9}^1	Skew from first memory output signal transition to last memory output signal transition	--	2	ns

Notes:

1. All outputs are measured using the load conditions shown in [Figure 4:12](#)
2. CB[7] is not tested in the case of BCH EDAC
3. High-Z defined as +/-300mV change from steady state
4. Guaranteed by design




Figure 4:2: Memory Interface, \overline{ERROR} , and \overline{WDOG} Output Timing Diagram

4.3 Input Timing Characteristics for Memory Interface

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	MIN	MAX	UNITS
$t_{5a}^{1,2}$	Setup time to SDCLK \uparrow (DATA[31:0] and CB[7:0])	1	--	ns
t_{5b}	Setup time to SDCLK \uparrow (\overline{BEXC} , and synchronous \overline{BRDY})	2	--	ns
$t_{6a}^{1,2}$	Hold time from SDCLK \uparrow (DATA[31:0] and CB[7:0])	1.5	--	ns
t_{6b}	Hold time from SDCLK \uparrow (Synchronous \overline{BRDY})	0	--	ns
t_7^3	Asynchronous \overline{BRDY} pulse width	1.5	--	t_{CLK}

Notes:

1. CB[7] is not tested
2. CB[6:0] timing is guaranteed by design when used as inputs
3. Supplied as a design limit. Neither guaranteed nor tested




Figure 4:3: Memory Interface Input Timing Diagram

4.4 Input Timing Characteristics for Memory Interface

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	MIN	MAX	UINTS
t10 ¹	SDCLK↑ to GPIO output valid (GPIO[15:0])	--	10	ns

Notes:

1. All outputs are measured using the load conditions shown in [Figure 4:12](#)




Figure 4:4: General Purpose I/O Timing Diagram

4.5 Timing Characteristics for SpaceWire Interface

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	MIN	MAX	UINTS
$t_{11}^{1,2}$	SPW_CLK period	5	--	ns
$t_{14}^{3,4,5}$	Transmit data and strobe bit width variation (SPW_TXD[3:0] and SPW_TXS[3:0])	UI-600	UI+600	ps
$t_{15}^{5,6}$	Receive data and strobe bit width (SPW_RXD[3:0] and SPW_RXS[3:0])	5	--	ns
t_{16}^5	Receive data and strobe edge separation (SPW_RXD[3:0] and SPW_RXS[3:0])	$1/2*t_{11} + 0.5$	--	ns

Notes:

1. The SPW_CLK frequency must be less than or equal to 10x the SYSCLK frequency. For example, if SPW_CLK is running at 200MHz, the SYSCLK frequency must be greater than or equal to 20MHz.
2. Functionally tested.
3. Applies to both high pulse and low pulse.
4. A unit interval (UI) is defined as the nominal, or ideal, bit width.
5. Guaranteed by design.
6. The SPW_CLK period must be less than or equal to the minimum receive data/strobe bit width.




Figure 4:5: SpaceWire Transmit Timing Diagram




Figure 4:6: SpaceWire Receive Timing Diagram

4.6 Timing Characteristics for PCI Interface

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	MIN	MAX	UINTS
t17 ¹	PCI_CLK \uparrow to output valid (PCI_AD[31:0], PCI_C/BE[3:0], PCI_PAR, $\overline{\text{PCI_FRAME}}$, $\overline{\text{PCI_IRDY}}$, $\overline{\text{PCI_TRDY}}$, $\overline{\text{PCI_STOP}}$, $\overline{\text{PCI_DEVSEL}}$, $\overline{\text{PCI_PERR}}$, $\overline{\text{PCI_REQ}}$, and $\overline{\text{PCI_ARBGNT}}[7:0]$)	2	13	ns
t18 ^{1,2}	PCI_CLK \uparrow to output valid from high-z (PCI_AD[31:0], PCI_C/BE[3:0], PCI_PAR, $\overline{\text{PCI_FRAME}}$, $\overline{\text{PCI_IRDY}}$, $\overline{\text{PCI_TRDY}}$, $\overline{\text{PCI_STOP}}$, $\overline{\text{PCI_DEVSEL}}$, and $\overline{\text{PCI_PERR}}$)	2	13	ns
t19 ^{1,2}	PCI_CLK \uparrow to output high-Z (PCI_AD[31:0], PCI_C/BE[3:0], PCI_PAR, $\overline{\text{PCI_FRAME}}$, $\overline{\text{PCI_IRDY}}$, $\overline{\text{PCI_TRDY}}$, $\overline{\text{PCI_STOP}}$, $\overline{\text{PCI_DEVSEL}}$, and $\overline{\text{PCI_PERR}}$)	--	14	ns
t20 ³	Setup time to PCI_CLK \uparrow (PCI_AD[31:0], PCI_C/BE[3:0], PCI_PAR, $\overline{\text{PCI_FRAME}}$, $\overline{\text{PCI_IRDY}}$, $\overline{\text{PCI_TRDY}}$, $\overline{\text{PCI_STOP}}$, $\overline{\text{PCI_DEVSEL}}$, $\overline{\text{PCI_PERR}}$, $\overline{\text{PCI_IDSEL}}$, $\overline{\text{PCI_GNT}}$, and $\overline{\text{PCI_ARB_REG}}[7:0]$)	4	--	ns
t21 ³	Hold time from PCI_CLK \uparrow (PCI_AD[31:0], PCI_C/BE[3:0], PCI_PAR, $\overline{\text{PCI_FRAME}}$, $\overline{\text{PCI_IRDY}}$, $\overline{\text{PCI_TRDY}}$, $\overline{\text{PCI_STOP}}$, $\overline{\text{PCI_DEVSEL}}$, $\overline{\text{PCI_PERR}}$, $\overline{\text{PCI_IDSEL}}$, $\overline{\text{PCI_GNT}}$, and $\overline{\text{PCI_ARB_REG}}[7:0]$)	1	--	ns
t22 ⁴	PCI_CLK \uparrow to RESET deassertion	10	--	PCI Clocks
t23a ⁴	PCI_CLK \uparrow to PCI_RST deassertion	10	--	PCI Clocks
t23b ⁴	PCI_RST assertion to PCI_CLK idle	10	--	PCI Clocks
t24	PCI_RST active to output high-Z	--	40	ns

Notes:

1. All outputs are measured using the load conditions shown in [Figure 4:12](#).
2. High-Z defined as +/-300mV change from steady state.
3. $\overline{\text{PCI_TRDY}}$, $\overline{\text{PCI_STOP}}$, and $\overline{\text{PCI_DEVSEL}}$, timing is guaranteed by design when used as inputs.
4. Guaranteed by design.




Figure 4:7: PCI Timing Diagram




Figure 4:8: Timing Relationships of Clock and Reset for PCI Core Utilization




Figure 4:9: Timing Relationships of Clock and Reset for Unused PCI Core

4.7 Timing Characteristics for Ethernet Interface

($V_{DD}=3.3V\pm 0.3V$; $V_{DDC}=1.2V\pm 0.1V$; $T_C=-55^{\circ}C$ to $105^{\circ}C$)

SYMBOL	DESCRIPTION	MIN	MAX	UNITS
t_{25}^1	ETX_CLK \uparrow to output valid (ETXD[3:0], and ETX_EN)	--	12	ns
$t_{26}^{2,3}$	Setup time to ERX_CLK \uparrow (ERX_DV, ERX_ER, and ERXD[3:0])	1	--	ns
$t_{27}^{2,3}$	Hold time from ERX_CLK \uparrow (ERX_DV, ERX_ER, and ERXD[3:0])	1	--	ns
t_{28}^1	EMDC \uparrow to output valid (EMDIO)	$-4+t_{AMBA}^4$	$4+t_{AMBA}^4$	ns
t_{29}^5	Setup time to EMDC \uparrow (EMDIO)	10	--	ns
t_{30}^5	Hold time from EMDC \uparrow (EMDIO)	10	--	ns

Notes:

1. All outputs are measured using the load conditions shown in [Figure 4:12](#).
2. ERX_ER timing is guaranteed by design.
3. ERX_COL and ERX_CRS are asynchronous inputs and are not tested.
4. t_{AMBA} is defined as t_{SYSCLK} for NODIV = 1 and $t_{SYSCLK} * 2$ for NODIV = 0.
5. Guaranteed by design.




Figure 4:10: Ethernet Transmit and Receive Timing




Figure 4:11: Ethernet MDIO Interface Timing

4.8 Test Conditions for Timing Specifications




Figure 4:12: Equivalent Load Circuit for Timing Characteristics Tests

Note:

$C_L = 50$ pF for ATE test load
 $C_L = 15$ pF for benchtop test load

5.0 PACKAGING





Figure 5:1: 484-lead Ceramic Land Grid Array




- NOTES:
 1. SEAL RING IS CONNECTED TO VSS.
 2. UNITS ARE IN INCHES.

Figure 5:3: 484-lead Ceramic Ball Grid Array

6.0 ORDERING INFORMATION

UT699E LEON 3FT




Notes:

1. Lead finish (A or C) must be specified.
2. Prototype Flow per Aeroflex Manufacturing Flows Document. Devices are tested at 25oC only. Radiation is neither tested nor guaranteed.
3. HiRel Flow per Aeroflex Manufacturing Flows Document. Radiation is neither tested nor guaranteed

Table 6.1: Package Options

PACKAGE OPTION	ASSOCIATED LEAD FINISH
(Z) 484-CLGA	(C) Gold
(S) 484-CCGA	(A) Solder
(C) 484-CBGA	(A) Solder

UT699E LEON 3FT: SMD



Notes:

1. Lead finish is "C" (gold) only for case outlines "X". Lead finish is "F" (solder) only for case outline "Y".

Table 6.2: Package Options

PACKAGE OPTION	ASSOCIATED LEAD FINISH
(X) 484-CLGA	(C) Gold
(Y) 484-CCGA	(A) Solder

7.0 REVISION HISTORY

Date	Revision	Change Description
11/13	1.0.0	Release of Preliminary Data Sheet
02/14/14	1.1.0	Replaced package drawings
03/12/14	1.2.0	Replaced BGA package drawing
06/16/14	1.2.1	Reordered SMD Case Outlines
09/10/2014	1.3.0	Release of Production Datasheet Corrected SEL Immune Corrected Block Diagram, Cache information Corrected note 3 temperature Moved Operational Environment table from section 5 (deleted) to 3.3 and updated Finalized I _{DDCS} and I _{DDS} limits Added I _{IN} and I _{IN} limits (to bound the range for pull up/down resistors) Corrected t _{DSD} limits Corrected IIN and IOZ limits Corrected symbols t14, t15, t16, and the corresponding timing diagrams]
11/21/14	1.4.0	Added GPIO[2] entry to Bootstrap signals table. Re-wrote section 4.1.4 Corrected SMD lead finish designator. Added Footer
03/15	1.5.0	Removed note 3 and changed the maximum junction temperature value from 125°C to 150°C in the Absolute Maximum Ratings Table. Rewrote section 4.1.1 on power sequencing.
09/07/2017	2.0.0	New Format

Cobham Semiconductor Solutions – Datasheet Definitions

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Released Datasheet - Shipping QML & Reduced Hi – Rel

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Semiconductor Solutions
4350 Centennial Blvd
Colorado Springs, CO 80907

E: info-ams@aeroflex.com
T: 800 645 8862

The logo for Cobham Semiconductor Solutions, featuring the word "COBHAM" in a bold, italicized, white sans-serif font against a blue background.

Aeroflex Colorado Springs Inc., dba Cobham Semiconductor Solutions, reserves the right to make changes to any products and services described herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.