1. Overview

The UT699E is an enhanced version of the UT699. The main development objective for the UT699E was to improve performance and reduce power consumption over the UT699 while supporting backward compatibility. The UT699E is a drop-in replacement to the UT699, and customers utilizing the UT699 have a simple migration path to the new device. Since there are significant performance improvements, consideration should be given to evaluate real-time systems to capitalize on the improvements. Beyond the change to core voltage, there are several minor differences between the two devices that are explained in this document and summarized in the following table.

Table 2: Summary of UT699 versus UT699E differences

<table>
<thead>
<tr>
<th>Attribute</th>
<th>UT699</th>
<th>UT699E</th>
<th>Recommendations</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEON3 Cache Size</td>
<td>I-8kB, D-8kB</td>
<td>I-16kB, D-16kB</td>
<td>No action necessary</td>
</tr>
<tr>
<td>LEON3 Data Cache Misses</td>
<td>Cache fetches 32-bit</td>
<td>Cache misses always</td>
<td>Must initialize all cachable data memory and evaluate real-time</td>
</tr>
<tr>
<td></td>
<td>word(s) containing</td>
<td>result in cache line</td>
<td>systems for latency changes</td>
</tr>
<tr>
<td></td>
<td>missed data</td>
<td>fill</td>
<td></td>
</tr>
<tr>
<td>LEON3 Cache Snooping</td>
<td>Not functional</td>
<td>Fully functional</td>
<td>Replace software snooping routines with hardware snoop operations</td>
</tr>
<tr>
<td>LEON3 Cache Freeze</td>
<td>Cache freeze is available for data and instruction cache</td>
<td>Only instruction cache freeze is available</td>
<td>Primarily a software analysis feature. Evaluate all software using this feature and adjust for no data cache freeze</td>
</tr>
<tr>
<td>LEON3 Load Delay</td>
<td>Pipeline load delays is 2</td>
<td>Pipeline load delays is 1</td>
<td>Evaluate real-time systems for latency changes</td>
</tr>
<tr>
<td>LEON3 MMU</td>
<td>8 + 8 I/D TLB entries</td>
<td>16 + 16 I/D TLB entries</td>
<td>No action necessary</td>
</tr>
<tr>
<td></td>
<td>2 clocks stall on write hit</td>
<td>No stall on write hit</td>
<td></td>
</tr>
<tr>
<td>Attribute</td>
<td>UT699</td>
<td>UT699E</td>
<td>Recommendations</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>------------------------</td>
<td>-----------------------</td>
<td>----------------------------------------</td>
</tr>
<tr>
<td>LEON3 FPU</td>
<td>GRFPU with errata</td>
<td>Improved GRFPU, correcting previous errata</td>
<td>Consider recompiling code without the -mtune option</td>
</tr>
<tr>
<td>LEON3 Register File</td>
<td>Protected against SEU using 7-bit BCH (SEC/DED)</td>
<td>Protected against SEU using TMR</td>
<td>No action necessary</td>
</tr>
<tr>
<td>LEON3 Multiplier</td>
<td>16-bit multiplier requiring 5 clocks per MUL instruction</td>
<td>32-bit multiplier requiring 1 clock per MUL instruction</td>
<td>No action necessary</td>
</tr>
<tr>
<td>LEON3 Instruction Trace Buffer</td>
<td>128 lines</td>
<td>256 lines</td>
<td>No action necessary</td>
</tr>
<tr>
<td>LEON3 Integer Unit</td>
<td>Pipeline restart on correction</td>
<td>Correction without pipeline restart</td>
<td>No action necessary</td>
</tr>
<tr>
<td>LEON3 AHB Trace Buffer</td>
<td>128 lines</td>
<td>256 lines</td>
<td>No action necessary</td>
</tr>
<tr>
<td>Core Voltage</td>
<td>2.5V</td>
<td>1.2V</td>
<td>Change core supply voltage</td>
</tr>
<tr>
<td>Memory interface I/O drivers</td>
<td>12mA</td>
<td>24mA</td>
<td>Evaluate PCB signal integrity and consider adding series termination resistors</td>
</tr>
<tr>
<td>Memory Controller Register 3, factory test bit (bit 28 of MCFG3)</td>
<td>Not Supported</td>
<td>Supported</td>
<td>Must be set to '0' for proper memory operations</td>
</tr>
<tr>
<td>SpaceWire Receive Clock to system clock relationship</td>
<td>Derived RX clock (RxCLK ≤ 2 x SYS_CLK)</td>
<td>No longer tied to SYS_CLK, relationship is now related to the SPW_CLK</td>
<td>SPW_CLK ≥ 3/4 receive data rate (max)</td>
</tr>
<tr>
<td>SpaceWire IP Core</td>
<td>GRSPW (with RMAP present on ports 2 and 3)</td>
<td>GRSPW2 (with RMAP on a 4 ports)</td>
<td>No action necessary</td>
</tr>
<tr>
<td>SpaceWire Timer and Disconnect Register</td>
<td>Present</td>
<td>Not used</td>
<td>No change unless software is dependent on register values</td>
</tr>
<tr>
<td>SpaceWire Write Synchronization Error bit</td>
<td>Present</td>
<td>Not used</td>
<td>No action necessary</td>
</tr>
<tr>
<td>SpaceWire RMAP error code</td>
<td>No support for RMAP invalid destination address error code</td>
<td>RMAP invalid destination address error code is supported</td>
<td>No action necessary</td>
</tr>
<tr>
<td>SpaceWire SPW_CLK to system clock relationship</td>
<td>SPW_CLK ≤ 4 x SYS_CLK</td>
<td>SPW_CLK ≤ 8 x SYS_CLK</td>
<td>No action necessary</td>
</tr>
<tr>
<td>SpaceWire Control Register Port Loopback bit (bit 22)</td>
<td>Not Supported</td>
<td>Supports internal loopback</td>
<td>Ensure initialization routines set this feature disabled ('0') for normal operations</td>
</tr>
</tbody>
</table>

Table 2: Summary of UT699 versus UT699E differences
2. Hardware Considerations: LEON 3FT

2.1 Cache Size

The UT699 has 8kB of instruction cache and 8kB of data cache configured as 2-way set associative. The UT699E has 16kB of instruction cache and 16kB of data cache configured as 4-way set associative. The CPU core automatically manages cache memory when cache is enabled. Therefore, no modification to code is required. If application software makes direct accesses to cache for diagnostic purposes, software designers may choose to redesign these applications to take advantage of the larger cache sizes.

2.2 Data Cache Misses

For the UT699, a data cache miss that occurs on a 32-bit word read results in the cache fetch of a single word. A similar cache miss in the UT699E results in the fetch of an entire cache line (4 words). This enhancement potentially reduces the frequency of access to memory and improves performance when accessing SDRAM. Additionally, system designers should evaluate latency changes affecting real-time systems.

2.3 Cache Snoop

The UT699E provides the capability to perform automated bus snooping of the AHB bus. This feature monitors the AHB for transactions involving cachable address space and forces the cache to be marked as invalid when a bus master performs a write on the associated address. Cache Snoop is not supported for the UT699.

2.4 Cache Freeze

The UT699 has the ability to freeze both address and data cache. The UT699E can only freeze the instruction cache. The ability to perform a cache freeze is a feature used to reduce the impact of interrupts on software timing and to simplify worst case execution time (WCET) analysis. Enabling cache freeze for the UT699E will not prevent the data cache from being updated. For information regarding the effect this will have to software, see Section 6.

2.5 Pipeline Load Delay

The pipeline data load delay is reduced from 2 clock cycles in the UT699 down to 1 clock cycle for the UT699E.

2.6 Memory Management Unit (MMU)

Translation Lookaside Buffer (TLB) is increased to 16 entries for the UT699E, improving performance in applications using the MMU by allowing for a higher hit TLB rate. The UT699 supports only 8 entries.

<table>
<thead>
<tr>
<th>Attribute</th>
<th>UT699</th>
<th>UT699E</th>
<th>Recommendations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ethernet Debug Communications Link</td>
<td>Not Supported</td>
<td>Supported</td>
<td>No action necessary</td>
</tr>
<tr>
<td>PCI Parity Error (PERR) Flag</td>
<td>Target parity error notification not supported</td>
<td>Target parity error notification is supported</td>
<td>No action necessary for current designs</td>
</tr>
<tr>
<td>CAN Transmit Interrupt clear race condition</td>
<td>CAN OC: interrupt can be cleared before read</td>
<td>CAN Transmit Interrupt operates normally</td>
<td>No action necessary</td>
</tr>
<tr>
<td>Plug &amp; Play IP core detection</td>
<td>Cores detected normally</td>
<td>Inactive cores detected</td>
<td>No action necessary</td>
</tr>
</tbody>
</table>

Table 2: Summary of UT699 versus UT699E differences
2.7 Floating Point Unit (FPU)

The UT699 FPU unit requires a compiler workaround to ensure single-precision floating point data is stored correctly in the FPU. The workaround inserts NOPs between FPU load and store operations. The UT699E does not require a special workaround for FPU operations, permitting optimal performance for FPU operations. For more information regarding the effect this will have to software, see Section 6.

2.8 Register File

The UT699E uses a Triple Modular Redundant (TMR) architecture to protect the Integer Unit register files against errors due to Single Event Upset (SEU). This change provides a reduction in processor execution time since the instruction(s) don’t need to be restarted. The UT699 uses a 7-bit BCH EDAC architecture to protect against errors due to SEUs. Although robust, the 7-bit BCH increases the processor execution time in the event of a SEU.

2.9 Multiplier

The Multiplier used for the UT699E is improved to permit operations on 32-bit words at 1 clock cycle per instruction. This improvement is transparent to software. The UT699 permits operations on 16-bit words at 5 clock cycles per instruction.

2.10 Integer Unit (IU)

The UT699E IU is capable of correcting data without a pipeline restart to support register file error correction where the UT699 causes a pipeline restart each time data is corrected.

2.11 Instruction Trace Buffer

The UT699E Instruction Trace Buffer attached to the IU consists of 256 lines deep by 128-bits wide storage to form a circular buffer used to capture instructions used by the IU. In contrast, the UT699 Instruction Trace Buffer is a 128 lines deep by 128-bit wide circular buffer. This enhancement permits monitor of longer instruction history than the UT699.

2.12 Core Voltage

Core voltage used in the UT699 has been reduced to 1.2V for the UT699E. Power pin functionality remains unchanged between the two devices which will require a designer to change the V_DDC pin power supply from 2.5V to 1.2V. The reduction in core voltage results in a reduction of core power consumption by as much as 87%, when compared to the UT699.

2.13 AHB Trace Buffer

The UT699E AHB Trace Buffer attached to the AHB controller consists of 256 lines deep by 128-bits wide storage to form a circular buffer used to capture AHB transactions. In contrast, the UT699 AHB Trace Buffer is a 128 lines deep by 128-bit wide circular buffer. This enhancement permits monitoring of longer instruction histories than the UT699.

3. Hardware Considerations: Memory Interface

3.1 Memory Interface Drivers

The memory interface output buffers in the UT699 are implemented with 12mA drivers. The UT699E output buffers are improved with 24mA drivers to meet the demands of higher capacitive loads. In a more lightly loaded system, the printed circuit board design might require higher valued series resistors on the outputs in order to maintain desired signal integrity. Aeroflex recommends that system designers make use of the UT699E IBIS model in order to determine required changes for signal integrity.
3.2 Memory Controller Register 3 (MCFG3)

The UT699E is designed with the same memory controller IP as used for the UT700. The IP has the capability of performing Reed-Solomon EDAC operations. However, the additional EDAC pins required to perform this operation are internally terminated. The UT699E is capable of only BCH EDAC. Memory controller register 3 is used to configure the SDRAM, enable EDAC, and perform EDAC related testing. Functionality related to bit 28 of MCFG3 has been added for factory test. Bit 28 is not writable in the UT699. Section 6 describes any concerns and considerations affecting software.

4. Hardware Considerations: SpaceWire

4.1 SpaceWire Clock

The GRSPW core in the UT699 uses a transmit clock, SPW_CLK, input to clock the transmit subsystem. The receiver clock is a recovered clock that is generated from the data and strobe inputs. The receive clock is limited by the system clock frequency, RxCLK ≤ 2 x SYS_CLK, for the UT699. The SPW_CLK used by the UT699 is limited by the SYS_CLK to SPW_CLK ≤ 4 x SYS_CLK.

The GRSPW2 core in the UT699E uses the SPW_CLK to clock the transmit subsystem and to sample the receive signals for the receive subsystem. The receive data rate for the UT699E is limited by the SPW_CLK to 4/3 * SPW_CLK. The SPW_CLK for the UT699E can not be greater than 8 times the system clock frequency.

4.2 RMAP on all Four SpaceWire Ports

RMAP protocol is only supported on SpaceWire ports 2 and 3 in the UT699. The UT699E supports the RMAP protocol for all SpaceWire2 ports (i.e. 0, 1, 2, and 3). Section 6 describes any concerns and considerations effecting software.

4.3 Timer and Disconnect Register

The Timer and Disconnect Register is no longer used with the GRSPW2 core for the UT699E. This register is not needed as the configuration is done by setting the CLKDIVSTART field in the Clock Divisor Register. Section 6 describes any concerns and considerations affecting software.

4.4 Write Synchronization Error (WE) Bit Not Used

The Write Synchronization Error bit in the SpaceWire Status Register is not used with the GRSPW2 core in the UT699E. The UT699 uses this bit to detect a write synchronization error condition related to each GRSPW core. This bit will always be read as '0' in the case of the GRSPW2 core used with the UT699E. Section 6 describes any concerns and considerations affecting software.

4.5 SpaceWire Port Loopback

The SpaceWire2 core implemented in the UT699E now supports an internal loopback feature. This feature provides the capability to internally loop the transmit output to the receive input. This feature is enabled by setting the bit 22 in the SpaceWire Control Register to ‘1’. The internal loopback feature is not supported by the SpaceWire core in the UT699.

4.6 SpaceWire RMAP Error Code

UT699 does not support RMAP invalid destination address error code. The UT699E supports RMAP invalid destination address error code.
5. Additional Hardware Considerations

5.1 Ethernet Debug Communications Link (EDCL)

The UT699E now supports EDCL. EDCL permits access to the Debug Support Unit (DSU) and other system resources using the Ethernet interface. The UT699 does not support this feature.

5.2 PCI Parity Error Flag

The UT699 is not capable of decoding a parity error signal sent by a target device. The UT699E now supports the requirement to decode a parity error signal sent by a target device.

5.3 CAN Transmit Interrupt

The CAN core in the UT699 exhibits a race condition that causes the Transmit Interrupt to be cleared before read. A read access to the Interrupt Register in the same clock cycle as the transmitter logic updates the interrupt register can cause the bit to be cleared. The race condition is corrected for the UT699E.

6. Software Considerations

6.1 Data Cache Misses

System software must ensure that all cachable data memory is properly initialized to ensure that data words that were previously never read during execution may now be read because they align to same cache line as the word that triggered the miss such as instances where the top of used RAM is not aligned to a cache line boundary. While using memory that is EDAC protected, ensure all words of all accessed cache lines are fully washed after power-up to avoid EDAC errors.

6.2 Cache Snooping

Enabling cache snooping legacy UT699 code can be recompiled to use ordinary loads (LD) when accessing DMA'd data instead of using special load instructions that force a cache miss (i.e. LDA ASI=1). That gives performance benefits by serving reads from cache when the data has not been changed (for example when polling a potentially unchanged descriptor or data buffer), and it may allow some reduction in code size because the normal load opcode has more addressing modes (e.g. ld [%reg1+%reg2] and ld [%reg1+<14-bit const>])

6.3 Cache Freeze

The UT699E does not have the ability to freeze the data cache while freezing the instruction cache. Take this into consideration while doing WCET analysis of a code segment which has IRQs enabled. None of the Cobham-Gaisler BSPs or OSes use this feature. Therefore, custom code would potentially be impacted.

6.4 FPU

The Floating point controller errata does not affect the UT699E. Therefore, recompilation of legacy code without the -mtune-ut699 option optimizes performance.

6.5 Memory Configuration Register 3

Bit 28 is writable in the UT699E. Inadvertently enabling bit 28 in MCFG3 cause memory access errors. To prevent this from occurring, system software must ensure bit 28 is always set to a ‘0’. Bit 28 is read only in the UT699 and always reads as ‘0’.
6.6 SpaceWire

**RMAP**

Each of the four SpaceWire controllers has a dedicated SpaceWire Control Register that contains several bits pertaining to RMAP configuration. These bits are ignored for SpaceWire ports 0 and 1 in the case of the UT699. However, system software must properly set these bits for all four SpaceWire ports in the case of the UT699E, as all four ports can utilize the RMAP protocol.

**SpaceWire Timer and Disconnect register**

The SpaceWire Timer and Disconnect register is not used with the UT699E. The only potential problem with using existing code written for the UT699 would be the case where system software attempts to write a value to this register and then read it back. Otherwise, no changes to SpaceWire code are necessary with this register.

**Write Synchronization Error bit**

The Write Synchronization Error bit (bit 6 of the SpaceWire Status Register) previously used with the UT699 is no longer used in the case of the UT699E. No changes to system software are necessary as this bit was previously set to a ‘1’ indicating an error, and will now always be read as a ‘0’. Therefore, system software will never be notified of an error.

**SpaceWire RMAP Packet Error Code**

Drivers or code monitoring the status of RMAP packets should be updated to support the RMAP invalid destination address error code. Otherwise, no action is required.

**SpaceWire Port Loopback**

Initialization software written for the UT699 should be evaluated to ensure bit 22 is not set during normal operations.

7. Development Tool Considerations

7.1 Plug & Play IP Core Detection

The UT699E has a SPI core and a MIL-STD-1553 core that are permanently disabled. Although disabled, the cores are detected and reported by any Plug & Play scanning routines, such as routines used by GRMON. Neither the user nor system software need take any action related to these cores.